The purpose of this project was to explore the digital design process through VHDL and the implementation of a high performance, 16-instruction, 16-bit, microprocessor called the TOY CPU on an APEX 20K200EFC484-2X FPGA. The goal for this design was to maximize operating frequency while minimizing the total number of logic elements and clock cycles.